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I. INTRODUCTION
Over the past years, intensive investigations have been devoted to the development of efficient silicon-based optically active materials that would permit the photonics and electronics integration in the same chip. [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] Silicon-rich silicon nitride (SRSN) and silicon-rich silicon oxide (SRSO) materials have mostly been considered due to their good emission properties (under optical and electrical excitation) and compatibility with the mainstream complementary metal oxide semiconductor (CMOS) technology. [1] [2] [3] [4] [5] [6] [7] [8] Much effort has been dedicated to improve the electroluminescence (EL) intensity as well as the efficiency of the light-emitting devices. [1] [2] [3] [4] Published works span from those centering the attention on the material optimization in terms of the different fabrication processes, 6, 7 to those that mostly focus on the electrical and EL properties. [8] [9] [10] Efficient light-emitting devices have already been demonstrated using either SRSN or SRSO films. 2, 4 In former papers, we have reported the development of metal-nitride-oxide-semiconductor light-emitting devices that we called MNOSLEDs. 9, 10 A typical structure of metaloxide-semiconductor field effect transistor (MOSFET), where the gate oxide was substituted by an oxide/nitride (ON, bi-layer) or oxide/nitride/oxide (ONO, tri-layer) gate stack was used. The photometric analysis conducted in these layers represented a proof of concept for the development of silicon-based solid state lighting. 9 Until that time, no report on the use of silicon ONO-structure in electroluminescent devices had previously been published.
Two well defined bands in the EL spectra were reported in those papers: one in the near-infrared, attributed to excitonic recombination in silicon nanocrystals (Si-ncs) embedded in the tunnel SiO 2 layer and the other in the blue-green, ascribed to Si-related defects in Si 3 N 4 film. Moreover, a preliminary analysis of the charge transport mechanism as well as a correlation with the electroluminescent properties was accomplished. However, neither study of the electrical conduction nor EL dependence with temperature was reported in Ref. 9 or in Ref. 10 for the ONO-based devices to firmly confirm the proposed assertions. To gain more in-depth into the physics of these mechanisms, in this paper we present a detailed study of the charge transport and electroluminescent mechanisms as a function of temperature. The MNOSLEDs studied are driven as capacitors (light-emitting capacitors), which are simpler devices than transistors from the technological and electrical viewpoint. They are based on ONO multidielectric stack. Details of the device structure as well as of the experimental measurements are given in Sec. II. The experimental results and the analysis of the electrical and electro-optical properties are discussed in Sec. III.
II. EXPERIMENTAL DETAILS
The ONO multidielectric structures were fabricated by plasma-enhanced chemical vapor deposition (PECVD) technique on B-doped p-type h100i Si wafer. The layer thicknesses were measured with a Gaertner L117 ellipsometer (incident He-Ne laser wavelength of 632.8 nm). The results achieved for the ONO stack are (4.2 6 1.6)nm (top SiO 2 ), (29.1 6 3.4)nm (Si 3 N 4 ), and (7. nitride interface (see inset of Fig. 1(a) ). Subsequently, an annealing treatment at 1000 C for 1 h was performed to recover dielectric matrices from implantation induced defects and produces a phase separation with precipitation on Si-ncs. A semitransparent polycrystalline silicon gate electrode of 100 nm thick was deposited by low-pressure chemical vapor deposition (LPCVD) at 630 C and highly doped with POCl 3 at 950 C. The ohmic contact to the lower surface of the silicon substrate was obtained by depositing 600 nm of aluminium and subsequently annealing it at 450 C in forming gas. The device-to-device isolation was achieved by means of shallow trench isolation (STI) technique and growing a thermal oxide of 400 nm thick in the trench. The overall process sequence used follows the standard MOS procedures, which results in the final capacitor structure, as illustrated in the inset of Fig. 1(a) . The device area is 5 Â 10 À5 cm 2 . Light emission coming from the polysilicon region was collected with a Seiwa 888 L microscope coupled to a probe station and driven through an internal system of lens to the sensitive area of detector. EL spectra were recorded with a cryogenically cooled Princeton Instruments Spec-10-100B/ LN charge-coupled device and an Acton 2300i grating spectrometer. Decay EL trace was obtained with a digital GHz oscilloscope connected to a photomultiplier (R928) and a photon counter (SR430) synchronously triggered by an Agilent 8114 A pulse generator. Spectra were corrected with the optical response of the system. The electrical characterization of the devices was accomplished with a semiconductor device analyser (Agilent B1500) and a probe station (Cascade Microtech Summit 11000) with a thermal chuck system and a Faraday cage (microchamber). All the electrical and electrooptical measurements were conducted at room temperature and at different temperatures ranging from 25 C to 300 C.
III. RESULTS AND DISCUSSION
Current-voltage characteristics I(V) were first recorded at room temperature between À28 V (accumulation of the substrate, forward bias, negative voltage applied to gate) and þ28 V (depletion of the substrate). A typical I(V) curve is shown in Fig. 1(a) . A notable rectifying behavior is seen for the devices, i.e., a very low driven current is seen in depletion regime. This feature is because of the low supply of minority carriers by the inverted substrate (electrons). It has to be also mentioned that such a depletion effect (and thus rectifying behavior) did not occur in the MNOSLED transistor structures 10 since the minority carriers can be supplied from the highly doped source and drain regions of the transistor. In the accumulation regime, a good conductivity at low and high voltages is observed. Accordingly, different conduction mechanisms (both electrode-and bulk-limited current models) were studied in detail for the I(V) curves in accumulation.
Figure 1(b) shows I(V) experimental data in the accumulation regime and the theoretical curves corresponding to the mechanisms and expressions listed in Table I . An ohmic dependence is observed in the inset of Fig. 1 (b) for V < $3.5 V (absolute values will be used here after). This fact could be associated with a variable range hopping-type (VRH) conduction through the localized states related with the Si-ncs. 12 The resistivity at room temperature is about 2.4 Â 10 16 X.cm at V ¼ 3.5 V (F ¼ 0.8 MeV/cm) which is of the same order of magnitude as that of the typical insulators. 13 Furthermore, the Schottky emission and space charge-limited current (SCLC) models are fitted to the expressions listed in Table I ranging from 3.5 V up to device breakdown (see Fig. 1(b) curves (i) and (ii), respectively). However, for this voltage range (3.5 V-28 V), the best fit is achieved with a space chargelimited current enhanced by Poole-Frenkel (PF) effect mechanism ( Fig. 1(b) , curve (iii)). Therefore, in this wide voltage range, the conduction is governed by a bulk-limited mechanism involving the presence of trap levels in the gap.
To confirm this assertion, before discussing the two models proposed (VRH at low voltages and SCLC enhanced by PF effect at moderate and high voltages) in more details, an Arrhenius plot has been done in accumulation regime for 
/kT) currents enhanced by Poole-Frenkel effect various driving voltages (see Fig. 2 ). The linear dependence observed at moderate and high voltages suggests that the existence of a thermally activated conduction mechanism (e.g., Poole-Frenkel conduction), whose average activation energy (E A ) is around 0.41 eV. This value is in close agreement with that one reported by Sze (0.64 eV) for a single stoichiometric Si 3 N 4 layer. 13 In addition, further analysis of Fig. 2 shows that the activation energy decreases as the driving voltage increases. This behavior is physically acceptable as long as we consider the existence of a trap level, whose energy barrier for carrier excitation is gradually lowered by the electric field. Therefore, the activation energy E A can be interpreted as the minimum carrier energy required to surmount the potential barrier existing between occupied and unoccupied sites.
A. Low voltages: Variable range hopping
As the conduction mechanism for silicon nitride and other dielectrics with a significant concentration of traps is mostly bulk-limited and thermally activated, we will consider the existence of a hopping-type conduction at the Fermi level located below the conduction band (at about 0.41 eV within the band gap). Thus, a VRH conduction would take place, as was originally described by Mott and Davies. 17 In such a regime, conforming to the Mott's law the conductivity is expected to vary with the temperature (T) according to exp (ÀBT À1/4 ), where B ¼ 2.06(a 3 /kN F ) 1/4 , k is the Boltzmann constant in eV, N F is the density of states at Fermi level, and a À1 is the localization length characterizing the decay of the wave-function at a site. Consequently, Fig. 2 has been recalculated in a T À1/4 representation including the low voltage range values and the resulting plot is depicted in Fig. 3 . The linear behavior obtained demonstrates that the temperature dependence of the conductivity can be explained by the Mott's principle. The average value of the slope found for various driving voltages was B ¼ 195K 1/4 . Thus, if we take a ¼ 2 nm, which is the mean radius of our Si-ncs, 10 we find that N F ffi 1.12 Â 10 18 cm
À3
.eV
À1
. Moreover, considering that the hopping distance R and the width of the defect band x in the VRH conduction mechanism are given by
respectively, 17, 18 we find that R ffi 8 nm at 300 K and x ¼ 0.42 eV. This latter value is in agreement with the value of 0.41 eV of the Fermi level located below the conduction band. Hence, the temperature dependence of the conductivity with $exp(ÀBT À1/4 ) obtained, clearly demonstrates a pure VRH mechanism at low voltages, which is mediated by the localized states associated with the Si-ncs and/or traps distributed along the ONO multidielectric structure. By this way, we also prove the initial assumption concerning to the origin of the ohmic component. In addition, from Fig. 3 , we want to stress the fact that the VRH conduction mechanism is also present at moderate and high voltages. Therefore, there will be a hybrid conduction coming from VRH and SCLC enhanced by PF effect mechanisms. The space charge-limited current theory assumes that the trap barrier height is constant for any applied field. However, Murgatroyd 16 demonstrated that at high electric fields, the trap barrier height is lowered due to the Poole-Frenkel effect. This reduction in the barrier height increases the current level higher than that predicted by the standard space charge-limited current theory. 16, 19 As can be seen in Fig.  1(b) (curve (iii) ) at moderate and high voltages, the I(V) curves depart from the ohmic behavior (linear) at low voltages and enter in a regime where the ratio I/V 2 proportionally raises with the square root of the voltage. Such electrical conduction feature in insulators is generally ascribed to space charge-limited current enhanced by Poole-Frenkel effect as was initially described by Murgatroyd. 16 The I(V) relationship for SCLC enhanced by PF effect mechanism is given by the following expression: 
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thermal energy, S is the area of gate electrode, e is the electron charge, l is the drift mobility, e 0 is the vacuum permittivity, and e r is the relative permittivity of the insulator; while the factor 0.891 is derived from a numerical solution of the continuity equation. Assuming a relative permittivity of 7 and a drift mobility value of 1.25 Â 10 À5 cm 2 /(VÁs), which were previously reported in similar structures, 9 we have found from fit a value of h ¼ 8.62 Â 10
À12
. Therefore, by using the former expression relating this parameter (h) with N c , N t , E A , and kT we are able to estimate the value of density of traps (N t ) in our Si-rich ONO multidielectric structures. Taking the typical value of N c ffi 10 19 cm À3 (e.g., for Si, N c ¼ 2.8 Â 10 19 cm
À3
), E A ¼ 0.41 eV and kT ¼ 0.025 eV we find N t ffi 10 22 cm À3 . This value is three orders of magnitude higher than for the Si non-implanted ONO structures reported by Maruyama and Shirota, 20 which suggests that the Si-ions implantation increases the density of traps in the layers irrespective of the post-annealing process. This result demonstrates and put in perspective the fact that Si-ncs could act as charge trapping centers. Obviously, the probability of occupancy of the traps depends on the Fermi-Dirac distribution function.
Summarizing the results obtained in Secs. III A and III B, we conclude that VRH is purely present at low voltages, whereas at moderate and high voltages a hybrid conduction formed by means of VRH and SCLC enhanced by PF predominates. Figure 4 depicts the evolution of the EL spectra as a function of temperature. It is observed that the whole visible range and part of the near-infrared are covered. Two peaks are exhibited, one centered at 1.5 eV and other broad one spanning from 2.0 eV to 3.0 eV with the maximum at 2.2 eV. The combination gives rise to a quasi-white light emission extending over the near-infrared region. The line-shape of EL spectra does not change with temperature but EL intensity for both peaks drops as the temperature increases, thus suggesting an increase of non-radiative recombination. In addition, inset of Fig. 4 shows two EL decay lifetimes (290 ns and 8.33 ls). These values were extracted from timeresolved EL measurements at room temperature by applying step-like voltage pulses to the gate with a period of 1 ms ranging from À28 V to 0 V. Moreover, both EL trace decays were well-fitted by means of a single exponential function. These lifetime values are in accordance with those recently reported by us for MNOSLED transistor structures. 10 As a result, the fastest lifetime is attributed to Si-related defects or traps present in silicon nitride matrix, likely reinforced by Si-ion implantation, whereas the lowest component corresponds to excitonic recombination due to quantum confinement effects in Si-ncs embedded into SiO 2 bottom layer.
C. EL properties and correlation with charge transport mechanisms
We have also plotted the EL spectra as a function of the driving current, as can be seen in Fig. 5 . It has to be noticed that both EL peaks increase with the driving current and there are not remarkable spectral changes. This fact suggests that all luminescence species (defects and Si-ncs) are being simultaneously excited. Moreover, the inset of Fig. 5 shows a power law between the integrated EL intensity and the driving current, whose dependence is linear (C ¼ 1). This observed linearity between the integrated EL and the driving current in combination with the absence of EL spectral changes suggests a univocal correlation between the injected carriers and the excited ones (i.e., Si-related defects in Si 3 N 4 matrix and Si-ncs embedded into SiO 2 , respectively).
The precedent results allow correlating the charge transport with the EL properties of our devices. Indeed, since the threshold voltage to get EL is around 11 V, the EL emission takes place in the range 11 V-28 V, where the electrical conduction is fully dominated by VRH and SCLC enhanced by PF effect mechanisms. Thus, electrons flow from the gate electrode through the traps present in the ONO multidielectric structures via VRH conduction and simultaneously, the trap filling process starts. This former phenomenon occurs in the voltage range from 3.5 V to 11 V before the EL emission begins. Therefore, when the electric field is strong enough (F > 3 MeV/cm (V > 11 V)) to induce the lowering of the trap barrier height, the EL emission at 2.2 eV takes place. This emission band is correlated with the PF-type ionization of the Si-related traps in Si 3 N 4 matrix. 
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emission peak at 1.5 eV appears due to the excitonic recombination, thanks to the holes injected from the substrate into the Si-ncs embedded in the bottom layer of SiO 2 , 10,21 which are recombined with the electrons injected from the gate electrode (i.e., bipolar injection).
The most distinctive difference observed between Sirich ONO-based light emitting capacitors presented here and MNOSLEDs transistor structures previously studied lies on the electrical properties due to presence of the drain and source currents in the MNOSLEDS. As a consequence, the integrated EL intensity is higher in the transistors than the capacitors although the two EL bands are equally exhibited on both devices in accumulation regime. Nevertheless, the advantage of using MNOS capacitors instead of MNOS transistors rests on its simple structure and simple fabrication process, as well as its simplicity of analysis from the electrical and EL properties viewpoint.
IV. CONCLUSION
In summary, we have studied and correlated the charge transport and electroluminescence properties of Si-rich ONO-based light emitting capacitors from their temperature dependence. Two electrical mechanisms govern the conduction in the devices. In particular, they are variable range hopping at low voltages and variable range hopping with space charge-limited currents enhanced by Poole-Frenkel effect at moderate and high voltages, respectively. With the conduction model (VRH) at low voltages we found that the electrical conduction takes place at the Fermi level located at around 0.42 eV within the band gap, whose density of states is about 1.18 Â 10 18 cm À3 .eV
À1
. Whereas at moderate and high voltages, from the SCLC enhanced by PF effect conduction model, we found that the density of the traps (N t ) is about 10 22 cm
À3
. In addition, two EL peaks at 1.5 eV and 2.2 eV were simultaneously observed in the VRH with SCLC enhanced by PF effect conduction mechanism and correlated with the two different lifetimes noticed in the time-resolved EL measurements. Furthermore, each lifetime (290 ns and 8.33 ls) was ascribed to a PF ionization of the Si-related traps in Si 3 N 4 and to an electron-hole recombination in the Si-ncs embedded in SiO 2 bottom layer, respectively. Therefore, the predominant EL excitation mechanism proceeds through the VRH and SCLC enhanced by PF effect at moderate and high voltages in which holes and electrons recombine in the Si-ncs embedded in SiO 2 bottom layer, simultaneously with the Si-related trap EL emission in the Si 3 N 4 layer.
